| FORUM

FEDEVEL
Platform forum

USE DISCOUNT CODE
EXPERT30
TO SAVE $30 USD

Clearance Errors

Jenan , 04-30-2026, 05:26 PM
Hi, I’m concluding Learn Altium Essentials course. The final DRC run got me many of these 2 types of errors.
What is the fix are we changing the rule or do I have to edit each and every component, knowing that I followed the tutorial of creating the components exactly as is.

Thanks!
, 04-30-2026, 05:33 PM
🤖 In the meantime, here’s a response from the [FEDEVEL AI HW Assistant]().
It helps to find relevant resources for your question, but it may make mistakes as it’s still in early development.

This is the response from the AI Assistant:
For clearance errors in Altium, you typically have two options depending on the situation:

1. **Adjust Design Rules** (most common fix):
If the violations are between standard components and your PCB manufacturer can handle tighter clearances, modify the clearance rules:
- Open Design > Rules > Electrical > Clearance
- Reduce the minimum clearance (e.g., from 0.254mm/10mil to 0.1mm/4mil) if your fab allows it
- [Example of adjusting solder mask sliver rule](https://portal.Fedevel.com/communityVideoDetail.html?videoid=altium-how-to-fix-off-grid-warning-missing-footprint-unknown-pin-clearance-violations&t=2357)

2. **Modify Components** (if rule changes aren't possible):
Only needed if:
- Components have inherent footprint errors
- You need to maintain specific clearance requirements
- [Example of footprint-related violations](https://portal.Fedevel.com/communityVideoDetail.html?videoid=altium-how-to-fix-off-grid-warning-missing-footprint-unknown-pin-clearance-violations&t=2062)

**Pro Tip:** Use the PCB Rules and Violations panel to:
1. Double-click errors to jump to problem areas
2. Check actual vs required clearances
3. Determine if violations are from component footprints or layout placement

Since you followed the tutorial components, first try adjusting the clearance rules to match your manufacturer's capabilities. Most clearance errors in final DRC can be resolved this way without modifying components.

[Full DRC walkthrough](https://portal.Fedevel.com/communityVideoDetail.html?videoid=learn-altium-essentials-doing-pcb-layout-lesson-4-second-edition&t=6287)

You can continue chatting with the AI Assistant here:
https://fedevel.com/hw-assistant
QDrives , 04-30-2026, 07:23 PM
Those are the standard Altium rules.
Or more importantly - the standard **values** for the rules.
What your values should be (**minimum**) depends on factors specific to your requirements and fabricator capabilities.

But simply:
The minimum "solder mask sliver" would be 0.13mm to work about everywhere.
This can be reduced to 0.07mm for LDI and acceptable color solder resist.
https://www.eurocircuits.com/technical-guidelines/pcb-design-guidelines/soldermask/

The minimum "Silk to solder mask" would be 0.1mm.
https://www.eurocircuits.com/technical-guidelines/pcb-design-guidelines/legend-print/
Robert Feranec , 05-01-2026, 07:44 AM
as @QDrives mentioned, you kept the default values. You may want to double check your PCB manufacturer manufacturing capabilities, they should provide you with this information. Additional to eurocircuit info you can also for example check JLCPCB rules, they are very standard
Robert Feranec , 05-01-2026, 07:44 AM
https://jlcpcb.com/capabilities/pcb-capabilities
Robert Feranec , 05-01-2026, 07:45 AM
Jenan , 05-04-2026, 05:14 PM
Got it, thank you!
Use our interactive Discord forum to reply or ask new questions.
Discord invite
Discord forum link (after invitation)

Didn't find what you were looking for?