FEDEVEL
Platform forum

adct23 , 12-09-2025, 11:10 PM

I am trying to implement a clock fanout buffer IC into my pcb design; however, the datasheet does not have a pcb layout recommendation.

What is the general pcb layout for this kind of clock fanout buffer ic? Does it need decoupling capacitors at the multiple VDD pins?

The clock buffer ic that I intend to use.
https://mm.digikey.com/Volume0/opasdata/d220001/medias/docus/9/PI49FCT3802%2C3.pdf

Edit: Are termination resistors needed?

QDrives , 12-12-2025, 08:31 PM

There is no (hardly) any fanout for that package. It is a "clock buffer" IC.
And yes, add decoupling capacitors for each Vdd as the energy is used to drive the clocks.
Place the smallest size capacitor **you use**, with the highest capacitance.

Termination - yes.

adct23 , 12-15-2025, 03:23 PM

Thank you for the response!

adct23 , 12-15-2025, 03:24 PM

Will do.